


© SEC Consult Vulnerability Lab

# JTAG: A Multifaceted Tool for Cyber Security

IOLTS 2019

Michail Maniatakos  
New York University

# Overview



# JTAG - Joint Test Action Group [IEEE 1149.1 Standard]

- JTAG
  - Testing and debugging interconnects
- Modes
  - Exttest Mode
  - Debug Mode
  - Normal Mode
- Extensions
  - IEEE 1149.6
  - IEEE 1149.7

## ARM 10-Pin Interface




Figure 14: Typical ARM 20-Pin Interface

## ARM 20-Pin Interface





Figure 14: Typical ARM 20-Pin Interface

# Applications of JTAG in Testing

- Debug
  - Embedded applications
  - Bootloader and Kernel
- Read / Write
  - Register
  - Memory
  - Programs
- Standardization


# Cyberattacks using JTAG



[1] F. Majeric, B. Gonzalvo, and L. Bossuet, "JTAG Combined Attack - Another Approach for Fault Injection," in *IFIP International Conference on New Technologies, Mobility and Security*, Nov 2016, pp. 1–5.

[2] C. Schuett, J. Butts, and S. Dunlap, "An evaluation of modification attacks on programmable logic controllers," *International Journal of Critical Infrastructure Protection*, vol. 7, no. 1, pp. 61–68, 2014.

# Cyberdefenses based on JTAG



[3] M. Guri, Y. Poliak, B. Shapira, and Y. Elovici, "JoKER: Trusted detection of kernel rootkits in android devices via JTAG interface," in *IEEE Trustcom/BigDataSE/ISPA*, vol. 1, 2015, pp. 65–73.

[4] C. Konstantinou, E. Chielle, and M. Maniatakos, "PHYLAX: Snapshot based profiling of real-time embedded devices via JTAG interface," in *IEEE Design, Automation & Test in Europe Conference & Exhibition*, 2018, pp. 869–872.

# Securing JTAG<sup>[5]</sup>

- Level 0
  - Same as IEEE 1149.1
- Level 1
  - Additional authentication operation
  - Challenge-response pairs (Fuse bits)
- Level 2
  - Encrypted communication
  - Setup and communication phase
  - Chip response as key
- Level 3
  - Level 2 + MAC

[5] Rosenfeld, Kurt, and Ramesh Karri. "Attacks and Defenses for JTAG." *IEEE Design & Test of Computers* 27.1 (2010): 36-47.

# Discussion

- Advantages
  - JTAG provides low-level access
  - It can read/write/dump data
- Challenges
  - CPU should be in test mode
  - Limited hardware breakpoints
  - Slow speed
  - Port not accessible



# Thank You